Introduction
It is well recognized that excellent power performance and linearity can be achieved at low cost using Laterally Diffused Metal-Oxide-Semiconductor (LDMOS) field effect transistor. In fact, it is the preferred technology for base station applications as well as many other RF and microwave applications (Wood et al., 2006) . But system's availability and reliability are important parameters in terms of ownership cost for the customer. That's the reason why a precise knowledge of the device's degradation mechanisms and lifetime is of paramount importance. Thus modelling and reliability study of the LDMOS technologies are being increasingly used by the power amplifier design community. Numerous applications for power integrated circuits are emerging, which needs to operate at high temperatures. In the radar field, a crucial issue to tackle with is the reliability of RF LDMOS subjected to RF pulses with high drain-source DC bias for maximum output power under wide temperature range (Maanane et al., 2006) . Those requirements raise the stress (thermal, electrical and RF power) applied to the transistors and have a direct impact on their lifetime. A deep understanding of this impact is necessary for better device and radar module reliability assessment. Moreover, a study has been engaged to elaborate new methods for RF power device reliability investigations under pulsed RADAR conditions (Maanane et al., 2004) . In this chapter, we present an innovative reliability bench designed and implemented in our laboratory by (Maanane et al., 2004) . It is specifically dedicated to high RF power device lifetime tests under pulse conditions for radar application and able to keep track of RF powers, voltages and temperatures whose values correspond to stress operating conditions. It clearly appears the need to track electrical parameters that lead to modifications of both the device RF performances and the critical electrical parameters with time (Poole & Walshak, 1974 , Sirenza Microdevices, 2002 . In this work, we will go step by step through the individual characterization issues and develop the model parameters extraction strategies which will provide the base for accurate device modelling. A commercial RF LDMOS transistor has been chosen for RF life-tests and a complete device electric characterization, I-V, C-V and S parameters, before and after test ageing has been www.intechopen.com Micro Electronic and Mechanical Systems 246 conducted. RF LDMOS modelling and parameters extraction are performed before and after life test in order to have a better insight on impact of the stress tests. With this intention, a refinement to the electro-thermal MET LDMOS model is presented, including the inductances in series as parasitic components in the extrinsic circuit. A methodology for the accurate extraction of model parameters is developed. The LDMOS model is compared to DC and small signal measurements. It is shown that the DC and RF performances of the device model closely match the measured data. The extracted non-linear model will be used as a reliability tool in order to correlate RF LDMOS electrical parameter drifts with any kind of degradation phenomenon, after different life-tests (DC and/or RF life-tests). Thus, a whole review of critical electrical parameters of the device is exposed and analysed. All the electrical parameters (P OUT , I DSS , C RSS , R DSON , f t , f max , G max , etc.) drifts after accelerated ageing tests have been shown and discussed. RF-figures of merit such as f t , f max and power gain of RF LDMOS show significant vulnerability to the self heating and hot-carrier effects. This study clearly explains the physical degradation mechanism occurred during RF life-tests, by means of 2D ATLAS-SILVACO simulations. According to the measurement and simulation results analysis, an observation can be made. At low temperature, the drift of significant parameters is more important. Finally, we have clearly demonstrate that N-LDMOS degradation mechanism, therefore, is self-heating effect and hot carrier generated interface states (traps) and trapped electrons, which results in a build-up of negative charge at Si/SiO 2 interface. Last but not least, more interface states (i.e. important build-up of negative charge) are created at low temperature due to a located maximum impact ionisation rate at the gate edge (drain side). This is the reason why the electrical degradations are so high at low temperature.
Innovative reliability bench
An innovative reliability bench designed to apply both electrical and thermal stress ( Fig.1) has been implemented. The bench capacity has been limited to eight devices to be tested simultaneously for the simplicity of use. The bench is divided in three modules (Maanane et al., 2004 ):
• a microwave module, • a control/command module driven by PC, • one thermal module for each device (Peltier or high temperature module). Peltier and high temperature modules give us the capability to cool or heat each device independently for optimal temperature regulation and maximum flexibility. Frequency =2.9 GHz, Pulse width/ Duty cycle= 500 µs/50%, Device base plate Temperature= 10°C, 80°C, 110°C and 150°C. The RF transistor (16 samples) has been subjected to a 1500 hours ageing test on the reliability bench. 
Electrical characterizations
It is crucial to characterize all devices in static and dynamic mode in order to extract the critical electrical parameters before and after ageing. This work should allow us to correlate RF ageing to any significant parameter drift and understand better the degradation phenomena, particularly those linked to hot carrier injection (Burger & Gola, 2002) . I-V, C-V and S-parameters measurements were performed. Thanks to the commercial software package IC-CAP (Sischka, 2001) . In addition, the cross-section of the RF LDMOS (see Fig. 2a ) device used in this study was implemented and simulated with ATLAS-SILVACO in order to explain qualitatively electrical parameter shifts (Cortés et al., 2005 , Brisbin et al., 2005 , Silvaco, 1998 . The structure is a modified 2D RF power N-channel LDMOS structure, previously developed by (Raman et al., 2003) , with a Gaussian doping profile along LDD and channel surface, see also 
I-V characterization
This kind of measurements gives us an insight into the device behaviour in its various operating mode (linear and saturated), and allows to quantify some important electrical parameters before and after device ageing. Static measurements were performed with the help of a DC analyser AGILENT E5270 with 20W power supply (see Fig. 3 and Fig. 4) . The device was mounted on a Peltier module in order to stabilize the self-heating during DC measurements. The use of data management under IC-CAP allows us to check the consistency of measurements (Sischka, 2002) . From these measured data and by model simulation, a set of critical electrical parameters can be deduced, strongly correlated to a specific area of RF LDMOS structure: the on-state resistance (R DSON ), the drain source current in saturation mode (I DSAT ) and the threshold voltage (V TH ) (Moens et al., 2004) . These electrical parameters are correlated with the device performances and will be an indicator of the electrical device degradation state at any moment of the ageing (Brisbin et al., 2005 , Moens et al., 2004 , Versari & Pierraci, 1999 , Nigam et al., 2004 . 
C-V characterization at 1 MHz
After such a DC characterization, so-called C-V (Capacitance versus Voltage) measurements were performed, by using an HP 4194A impedance analyser, in order to characterize the device capacitances at a standard frequency of 1 MHz. This frequency is high enough to allow a resolution down to a few fempto-Amperes, yet still low enough to neglect second order parasitic like series resistances with the capacitances, or like inductances. Thus we www.intechopen.com have take into account this effect in modelling. We have used a 2-pin method and the third pin of the transistor being unconnected (Sischka, 2002) , which yields the total capacitance between the measurement pins: C RSS , C ISS and C OSS , and Guarded measurements for inter electrode capacitances: C GS , C GD and C DS .
Small signal S-parameters characterization
S-parameters were measured at room temperature from 490 MHz up to 5 GHz using an Agilent E8362B Network Analyser. During the measurements of S-parameters we carry out the DC characterization (the output and transfer characteristics) of the component in order to solicit the self-heating effects. 
Model extraction
The new large signal equivalent circuit of RF LDMOS transistor used in this paper is shown in Fig. 6 . The model includes new parasitic elements, series inductances, for modelling parasitic effects of the transistor topology (Chetibi-Riah et al., 2008) . Self-heating effect is treated with a special circuit as shown in Fig. 6 . The model has four ports (Motorola, 1999) , with the extra port used for measuring the rise in temperature. Efficient and systematic extraction procedures have been developed and implemented in Agilent technologies IC-CAP software using a Symbolic Defined Device (SDD) into IC-CAP's ADS circuit page (Sischka, 2001) . Currents parameters and the model capacitances are extracted from I-V and C-V measurements data respectively, using an optimisation program implemented in ICCAP to superimpose the simulated and the measured curves. The external inductances are used in addition to better fit measured S-parameter data, after the extraction of the intrinsic model elements and bias-dependent capacitance functions. This is done by using the developed ICCAP routine to manipulate S-parameter data taken at many bias conditions. The current source in the thermal circuit is equal to the instantaneous power dissipated in the FET. The voltage between the external thermal circuit port and the source node in Fig. 6 is equal to the junction temperature rise (Yang et al., 2001 ) and the resistance R TH is numerically equal to the thermal resistance. The RC product of the thermal circuit is the thermal time constant. A new DC technique for the extraction of thermal resistance of LDMOS transistors was applied (Menozzi et al., 2005) . It is based on the DC measurements of the I-V output curves at different ambient temperatures. The thermal time constant (τ) measurement is based on the decrease in the transistor output current, for a sufficient long pulse biasing. The thermal capacitance (C TH ) is determined by: The first step toward the modelling of self-heating effects is the determination of the device thermal resistance R TH , which links the channel temperature T C to the DC power dissipated by the device (P D ) through the simple equation:
T A is the ambient temperature. We consider a bias point in the saturation region, defined by an ambient temperature T A0 , a gate-source voltage V GS0 , a drain-source voltage V DS0 , a drain current I D0 , and a corresponding channel temperature T C0 . If we increase the ambient temperature T A above T A0 , and assume that there is a linear dependence of the drain current on T A , we can write (Menozzi et al., 2005) :
and
The parameter h can thus be extracted by plotting I D (V DS0 , T A ) as a function of T A , and taking the slope of the linear regression line. We also assume that in the same T A range, the drain current is a linear function of the channel temperature T C and we write (Menozzi et al., 2005) :
Thus, a plot of 1/h versus P D (V DS , T A0 ) should yield a straight line, from the slope of which we deduce R TH . Table 2 . Extracted parasitic elements
The new main significant RF LDMOS figures of merit
The threshold voltage, the breakdown voltage, the saturation current… are the classical parameters used as indicator in a reliability study. Thanks to the modelling approach, we can also extract other relevant parameters such as the power gain, the cut-off frequency (ft), the maximum oscillation frequency (f Max ), … which can be used to study the device reliability.
Current gain and cut-off frequency
The current gain is defined from the S-parameters as:
The cut-off frequency represents the frequency for which the current gain is equal to 1 (Fig.  10) . 
Maximum available gain and maximum oscillation frequency
The expression of the maximum available gain from the transistor S-parameters is given by:
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where K is the stability factor of Rollet.
The maximum oscillation frequency represents the frequency for which the maximum available gain is equal to 0 dB (Fig. 11) . 
Experimental results
After RF life-tests, the degraded device under test was characterized at ambient temperature. A set of parameters is extracted and detailed as follows.
RF output power degradation
Two critical parameters are monitored during ageing tests. For high power devices working at saturation, the significant performance parameters concern output power and drainsource current (measured during RF pulse) (Brown et al., 2004) . Measurements were plotted under these two figures of merit and for four different temperature conditions, see Fig. 12 and Fig. 13 . The means for each parameter from the 24, 48, 168, 500, 1000 and 1500 h test down-points have been empirically fitted to log curves, as an overall trend seems to be log linear. Projecting the curves forward from 1500 hours 20 years, we find that I DSS are expected to change less than 10% from 24 hours to 20 years, whatever the thermal conditions are. Similarly, P SAT degradation is less than 1dB. On the other hand, in Fig. 12 and Fig. 13 , it can be observed that the more the temperature decreases (10°C) the more the two parameter drifts increase. This is the invert situation under high temperature (150°C). . Drain source current evolution over ageing time (1500 h) for various temperature conditions drift region of the RF N-LDMOS transistor, a drop in I DSAT can be observed, particularly at 10°C, but in a lesser extent at 150°C (see Table 3 ). An explanation could be that degradation has occurred in the drift area. Fig. 14 shows the input and output capacitance evolution after ageing at the lowest device base plate temperature. C ISS did not drift during 1500 hours ageing. The output capacitance characteristic C OSS experienced a slight shift (see Table 4 ), such a small change should not impact much the device behaviour. The feedback capacitance study can now be tackled. An interpretation is proposed to explain the discernable change observed on the feedback Table 4 ). For LDMOS devices, the zerovolt feedback capacitance value is mainly due to the oxide capacitance (Pritiskutch & Hanson, 2000) . Thus, C RSS is defined by two capacitances in series, oxide capacitance and drift region capacitance (C SI ), the mathematic relation is the following (Xu et al., 1999) :
Evolution of I DS after ageing (output characteristics)

Evolution of C ISS , C OSS and C RSS after ageing
Fig. 14. C ISS and C OSS profiles before and after 1500h RF Life-test (10°C), with Freq= 1 MHz Fig. 15 informs us about C RSS behaviour after ageing. It can be reminded that C OX is decided by the gate/N -LDD overlap area and the oxide thickness (see Fig. 2a ) (Xu et al.,1999 , Luo et al., 2003 . After 1500 hours ageing, C OX shows an important decrease after ageing (see Table  4 ). It is clear that a degradation mechanism is activated in the gate/N -LDD region. This capacitance value reduction is explained by the fact that the carriers (mainly electrons) flow in the presence of high field intensity peaks at the gate edge. A detail of the lateral electric field distribution for RF LDMOS along the surface of the active silicon layer in channel and drift regions is shown in Fig. 16 . Hence, electrons are concentrated in silicon surface (see Fig. 17 ), in such a way that provides a rise of the surface current density near the gate edge. Consequently, many electrons are accelerated to high velocities by this high electric field peaks. They become highly energized and should be accelerated away from their normal directional flow. These highly energized electrons may create interface states by breaking Silicon bonds (Acovic et al., 1996) or be injected into generated surface traps (hot electron injection) at interface between gate oxide and N-LDD overlap area beneath SiO 2 layer. The trapped electrons reduce the electric charge density and therefore the total charge in the area affected by the trapped carriers. The latter probably changed C SI value (see Fig. 2a and Eq.9) and as final consequence, the whole feedback capacitance characteristic (see Fig. 15 ) is shifted by the trapped charges. Hence, this shift is more remarkable at 10°C, due to the fact that the maximum impact ionisation rate is located near the gate edge (see Fig. 18a ). So the interface trap density (at Si/SiO 2 region) is raised, thus increasing the probability of electrons being trapped. The opposite situation can be observed at 150°C, where the maximum impact ionization rate is in the depth of the silicon material (see Fig. 18b ). In this stage study, it would have been judicious to practice the charge pumping technique, which allows to monitor the amount of damage generated, but also the nature and location of the damage (Nigam et al., 2004 ). However it was not possible in our case, because of the substrate access absence (commercial packaged device). Finally, C RSS can be considered as a very sensitive parameter to the electrons injected in the already existing SiO 2 /N-LDD interface traps. The measured R DSON on-state resistance value at V GS =7 V raised after 1500 hours ageing (see Table 3 ). This tendency is even more significant with a 10°C temperature stress.
www.intechopen.com In other words, the hot carriers produce interface states (traps) and trapped electron charge, which results in a build-up of negative charge at Si/SiO 2 interface (Brisbin et al., 2005) . The location of this negative charge is likely in the vicinity of the intersection of the impact ionisation (at 10°C) with the Si/SiO 2 interface as seen in Fig. 18a , which is not the case at 150°C (see Fig. 18b ). This negative charge attracts holes depleting the negative charge in the LDMOS N-drift region increasing the R DSON device resistance. Finally R DSON reduces the Peak Current capability and therefore the RF Peak Power capability. All these aspects explain clearly why I DSS and P SAT drifts over the time are more significant at 10°C than 150°C (Fig. 12 & Fig. 13 ).
Evolution of R TH after ageing
In Fig 
Evolution of V TH after ageing (transfer characteristics)
The transfer characteristics (V GS =[2, 5.8 V] and V DS =20 V) from the static measurements (without RF signal) after 1500h ageing at 150°C is shown in Fig. 4 . A decrease of current is observed, but no significant drift of the threshold voltage parameter has been noted, whatever the device base plate temperatures are (see Table 3 ). It is known that the threshold voltage is strongly correlated to the drain quiescent current (Rice, 2002) , and this last one do not show any drift during ageing. By consequent, the small V TH shift (see Table 3 ) indicates www.intechopen.com that hot carrier injection (hole or electron) into the gate oxide traps does not play an important role in the N-LDMOS degradation mechanism. Fig. 5 shows the transfer characteristics measured with RF small signal I DS −V GS (V GS =[4, 7 V] and V DS =20 V) before and after 1500 hours ageing at 150°C. The drain-current shifts upward due to the self heating of the transistor.
Evolution of g m after ageing
The transconductance extracted from small signal S-parameters measurements is shown in Fig. 5 . The RF power LDMOSFET suffers from a sharp falloff of the transconductance at high gate bias (De souza et al., 2007) . It is observed that g m increases after life test at low gate bias. We can explain this by the increase of the saturation velocity v max of the MOS channel, due to the self heating (Taghi Ahmadi et al., 2007) , which at low gate voltage dominates the transconductance given by :
where W is the width and C OX is the oxide capacitance. Unlike that in the low-voltage, g m decreases at high gate bias after the life test. We can explain this by the decrease in the oxide capacitance C OX which dominates the transconductance at high gate bias (De souza et al., 2007) .
Evolution of f t , f max and power gain after ageing
From the simplified small signal model of LDMOS transistor shown in Fig. 20 , the cut-off frequency as a function of device parameters is given by (Yu et al., 2006) :
where g m is the transconductance. C GS and C GD are the gate-source and gate-drain capacitances. Y 11 is an Y matrix element which can be obtained from S-parameter, and ω (ω =2πf ) is the angular frequency ( f is the operation frequency ).
From (11) and (12) The imaginary part of Y11 as a function of the frequency before and after the test ageing is shown in Fig. 21 . It is observed that electron trapping in the channel causes a slight increase in the Im(Y11), therefore in the input capacitance C ISS given by
The main reason of a slight C ISS rise is due to a reduction of the gate overlap capacitance as a result of enhanced depletion in the underlying drift region caused by trapped electrons (De souza et al., 2007) . The device cut-off frequency extracted from the RF measurement evolved as a function of the gate voltage is shown in Fig. 22 before and after life test. Establishing the correlation between f t , g m and Im(Y11) given by equation (11) allows us to explain that the variation of f t is dominated by the variation of g m at low gate voltage. Fig. 22 compares f max as a function of gate voltage for the device before and after test ageing at 150°C. It can be seen that the reduction in f max is greater than the reduction in f t . This can be understood by considering the approximation for f max :
The decrease in f t and the increase in C GD and R G, shown by the aged model, all act to reduce f max . Fig. 23 compares the device power gain as a function of frequency (490MHz -5GHz) before and after the test ageing at 150°C. It can be seen that the power gain performance degraded after the life test.
Conclusion
In this work, we show the importance of electro-thermal modelling to study the reliability and the effect of self-heating and channel hot carrier on the DC and RF performances of silicon RF LDMOSFETs. An innovative RF test bench has been presented. The reliability was reviewed under microwave operating conditions. Then the critical parameters were put forward by linking them to the RF degradations (P SAT and I DSS in RF amplification) ones using 2D ATLAS simulations. This study essentially clarified the problems related with self heating, hot carriers and impact ionization under operating conditions met by the RF 
